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Abstract 
The high frequency behaviour of input protections has been measured with 
electro-optic sampling. These measurements allow the determination of the time 
dependence of the voltages at internal nodes as well as the time dependence of the 
current through the input protection. Simulations are performed using a detailed 
model of the input protection and a simplified model of the integrated circuit, in- 
cluding connections. The measurements are vital to the development of the model, 
which ultimately aims at explaining the differences found in Human Body Model 
testing and Charged Device Model testing. 
1 Introduction 
When an electrically charged person touches an object at a different potential a discharge 
may occur. This phenomenon of electrostatic discharge (ESD) can also occur in the 
handling of integrated circuits (IC’s), g iving rise to voltage pulses at one or more pins 
connecting the IC to the outside world. Therefore, each pin of the IC is usually protected 
by a so called ESD protection circuit. The function of the protection circuit is twofold: 
firstly, it clamps the voltage to a sufficiently low level that can be sustained by the IC and 
secondly, it creates a current path that can handle the power present in the ESD pulse. 
These functions are commonly performed by specially designed diodes or transistors. The 
performance of the protection circuit is determined by standardized ways of testing. The 
human body model (HBM) is a well known standard [l], and several others, like the ma- 
chine Model (MM) and the charged device model (CDM) [a], are under discussion. For 
test, purposes, ESD pulses are generated by charging a capacitor to a specified voltage 
and a subsequent discharge by connecting it to the pin of a device under test (DUT). The 
standard(s) prescribe the value of the capacitor and the impedances of the connection to 
the pin of the DUT. For example, the HBM uses a capacitor of 100 pF which is discharged 
through a resistance of 1500 R and an induction of 20 PH in series with the DUT. The 
MM proposes a much smaller resistance and a different value of the inductance, whereas 
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f~lle C:DlLl propos’s to cllargv the device first> and then to discharge it through a specified 
impedance network. 
The voltage waveforms appearing at the pin of t,he DIJT depend 011 the applied test, 
standard as w(lll a.s on the cha,rac-teristics of the protection arid the intercollrlectiotls within 
t,hr DT’T. The d&ailed shape of these waveforms is not I~OWII, but in going from HBM 
f,o (TDM they become more steep. Therefore, l,lir response of t,lle prot,ection depends On 
the way of t,est,ing alit1 it cm Occ1ir that a given ilnl’lemeritatiori of a. protrction meets the 
criteria for I-IBM test,ing, but fails the criteria for (1DM testing. These criteria are COIII- 
rnonly expressed as the voltagca 114 to gruerat,r t,he lnost energetic irlput, pulse which cm 
l)e sllsta.iuc,tl by the DITT. For a better uiiderstanding of the I,ehaviour of t,he protm-tion 
circuitry. knowledge of the actua.1 wa,veforms at the internal nodes is needed [‘,I. Although 
t,hr current pulse which enters the circuit can be adequately measured, the measurement 
of short voltage pulses with rrlativcly high amplitude, existing at an internal node, is not 
a11 every da,y affair. 
Elect I-o-opt,ic (cw) samplirlg [6,7] is on(’ of the few techniques t,hat meets thf> demands 
expressed above. Since t,liis niethod presents a very low 10~1 to the circuit under investi- 
gatiou, it has a minor iuHuence OII waveforms. Therefore7 in this work e-o sampling will 1~ 
11sed to measure the internal waveforms. Being a sampling technique, it requires signals 
witmh much higher reprtSitjion r&es than possible with the standard t,est, methods. This 
raises the question if findings for experiments with high repetit,ion rates have any meali- 
ing for the behaviour at low rrpetitiori rates. It is one of our aims to show that the tinif, 
dependence and amplitude of waveforms with high repetition rate provides useful insight, 
evm for single pulses. Here. it must be emphasized that in this study the amplitudr of 
l,hr currrnt pulses is kept low enough to prevent damage, either t,o the input protection 
or to the remaining circuit,ry. The prime interest is to study the transient behaviour of 
the protec-tiorl circuitry, under the coridition t1ia.t 11~) degradation is taking place. Tli~ 
c-xperiniental set-up used in t,hrsr experiments is described in section 2. 
III order to simulate the behaviour of the input protection a model is developed which 
accouilts for the behaviour of the trausistor(s) in the illput, protection at high currents 
and high frequencies. This is described in section 8. To simulate, voltages at internal 
110des, riot only the input protection, but also the input and output connections as well 
as a siniplified model for the impedances within t,lir IC have to be included. Simulations 
obtained with this model are conipared with experinierits and these results are displayed 
and discussed in section 4. 
2 Experimental set-up 
The, experimental set-up shown in fig. 1 is basically the same as described in [8]. The 
~5’c~~,YiO~~ e-o cryst,al is quipped with a. needle and a reference electrode. By using 
feedback to t,he reference electrode waveforms can be measured with calibrated amplitude, 
giving an accuracy of around 4 % for waveforms with an amplitude above 1V. The noise 
corresponds to .LmV/a, but for good reproducibility the needle on the e-o probe has 
to make good contact with the node of interest. 
A frequency generator is used to trigger a pulse generator. the output of which is fed 
tmhrough a coaxial cable to the pin of the DIJT. IJnloaded, the amplitude of the pulse 
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Figure 1: Set-up for the measurements of ESD waveforms with e-o sampling. 
generator can be varied between 0 V and 32 V. The duration of the voltage pulses as well 
as their rise and fall times can be varied, but in this paper we will limit ourselves to input 
pulses of fixed shape and amplitude. A second output of the frequency generator is used 
to trigger a diode laser, which emits optical pulses of 50 ps duration. The delay generator 
is used to ‘scan’ the optical pulses over the voltage pulse. The optical pulses are directed 
into the Bii2Si020 crystal where they ‘sense’ the electric field within the BiizSi02o and 
upon reflection the detection optics converts the optical signal into an electrical signal, 
which is proportional to the voltage drop over the e-o crystal. With feedback on, the 
detected signal is kept at zero and then the signal amplitude at the reference electrode 
equals the signal amplitude on the circuit node at the time of sampling. 
The lay-out of the IC used in these experiments is schematically depicted in fig. 2a. The 
I 
I 
a) 
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b) 
Figure 2: a) Lay-out of IC with input protection, b) electrical scheme including the input 
protection and definition of circuit nodes. 
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input protection to be studied is situated between bondpad 1 aud a metal line corinect~ed 
t,o bondpad 4. With a focused ion beam (FIR) ,. small probe pads are made to make nodrs 
2 and 3 accessible. This is achieved by making a hole in the scratch protection followed 
by filling it with tungsten. The same procedure is used to make snraii probe pads on the 
metal lines directly connected to bondpads 1 and 4. which allows to control the quaiit,y 
of measurements made on FIB-grown probe pads. The IC is mounted in a DIL package. 
The inner conductor of the coaxial cable coming from the pulse generator is connected to 
a pin bonded to bondpad 1, while the shield of the coaxial cable is connected to the pin 
bonded to bondpad 4. Internal measurements arc performed at both hondpads and 011 
internal nodes 2 and 3 as show~l in fig. ‘Lb. 
3 Simulations 
To support and further understand the response of the prot,rct,ion circllit o11 large sig- 
nal transients, circuit simulations were carried out using thrl circuit simulator Pstar [Cl]. 
Herewith, we hope to predict the behaviour of protection circuits lmder ESD conditions. 
Differences between Human Body Model and Charged Device Model, implying different 
pulse rise times, can then be sinii~lat,ed. 
The equivalent, circuit model of the rxperimeutal set-up is shown in fig. 3. 
Figure 3: Electrical scheme as used in 
the simulations, including pulse generator, 
external connections, internal connections 
and input protection. 
The pulse generator Vp and its internal resistor H, together with the bondwires Lb and 
some parasitic capacitances form the external circuit. The prot&ion circuit is built up 
from an 100/1.2 NMOS transistor, the poiysiiicon resistor Rd and the input gate modelied 
with Cl. R, is the resistance of aluminum irltmm~nnection between the input protection 
and bondpad 4. 
To describe the input protection a bipolar electrical transistor model will be used, as 
illustrated in fig. 4, which is basically an Ebers-Moii model with a number of extensions 
describing mechanisms playing an important role in breakdown. 
For evaluating the main mechanisms involved in breakdown of a parasitic bipolar transis- 
tor, a coupled electrical-thermal t,ransistor model is used. The electrical model is based 
on the one used by Latif and Bryant [lo], which includes avalanche and high injection. 
Avalanche is often considered to be the initiating mechanism for snap-back, which has 
hem included in the lateral transistor model through the Miller formula. High injection 
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in the base is included by modelling the transition in the voltage-current relationship. An 
empirical relation describing the current dependency of the current gain is also included. 
The collector resistance I?, is an equivalent spreading resistance of the drain. The base 
resistance is formed by the substrate resistance. Additionally, the depletion capacitances 
of the base-emitter, base-collector junctions as well as the diffusion capacitance are added 
to the model, to simulate large signal transients. 
Figure 4: Model of input protection 
transistor. The arrows indicate the di- 
rection of currents il. . .i4. 
The electrical model is coupled with a model describing the thermal behaviour of 
the IC by means of an electrical analogue. Coupling between the electrical and thermal 
model takes place via power dissipation in the protection transistor. A number of model 
parameters were derived from measurements on single devices, the other model parameters 
were derived from 2D device simulations. The simulated waveforms are depicted in fig. 5 
and they will be discussed in the next section. 
4 Results and Discussion 
The measurements in fig. 5 are performed for an electrical input pulse with a half width 
of 8 11s and 4 ns rise and fall times. This waveform has an amplitude of 23.8 V. In fig. 5a, 
the continuous and dotted curves are measured at bondpad 1 and node 3. It is seen that 
the amplitude is clamped at approximately 12 V and before reaching this level the wave- 
form shows a small peak, which signals the onset of snap-back in the input protection. 
The simulated counterpart of fig. 5a is shown in fig. 5b. The resistances and voltage 
dependent capacitors in the transistor model (see fig. 4) are determined from transistor 
measurements and their values are not varied in the simulations. The protection tran- 
sistor goes into snap-back when the input voltage becomes slightly higher than the first 
breakdown voltage at 14 V. Hereafter, the amplitude is clamped at approximately 12 V, 
which is in agreement with the measurements. It turns out that the appearance of a small 
peak in the simulations is critically dependent on the way the model numerically treats 
the onset of snap-back. 
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Figure 5: Measured and simulated waveforms 
a,b) measurement and simulation at node 1 and 3 
c,d) measurement and simulation at node 2 and 4 
e,f) measurement and simulation of the difference between node 2 and node 4 
Since the simulation does not include time effects (other than those caused by pas- 
sive elements), the falling slope of the small peak is almost instantenous, whereas the 
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measurements show that it last about 0.5 ns. Therefore, improvements on the switching 
behaviour of the model are needed. When the protecton transistor is switched off, a little 
peak appears, which is not present in the measurements. This is probably due to inaccu- 
rate modelling of charge carriers in the base. 
The small shift between the waveforms at bondpad 1 and node 3 is caused by the delay 
arising from the resistance Rd and the distributed capacitance of this resistor together 
with Cl(see also fig. 3). F rom the process parameters the sum of both capacitors is es- 
timated to be 68 fF. Together with the measured load of the e-o tip (150 fF) and the 
value for Rd of 1.4 kR we arrive at a delay of 300 ps which is in reasonable agreement 
with the measured shift of 400 ps. It is clear that for even faster input transients (as can 
be expected for CDM tests) this RC time not only shifts, but also reduces the amplitude 
of the transient present at the first gate connected to the input protection. Also, the 
capacitance of the e-o probe should be reduced below 10 fF to prevent interference for 
measurements on points like node 3. 
In fig. 5c measured waveforms at internal node 2 and bondpad 4 are shown. Immedi- 
ately apparent is the oscillatory behaviour in both waveforms. Since both waveforms are 
in phase it is concluded that the impedance between node 2 and bondpad 4 is largely re- 
sistive. The oscillatory behaviour is caused by the impedances making up the connections 
to the IC (bondwires, package) and the capacitance of the input protection, rather than 
circuitry within the IC. By varying the inductance Lb and the capacitor between bond- 
pad 4 and ground, the simulated oscillation period, shown in fig. 5d, could be brought in 
agreement with the measurements. In this way we arrived at values of 2 nH for Lb and 10 
pF for the capacitance. The amplitude of both simulated and measured waveforms is in 
good agreement during the input pulse, except for the period before snap-back, where the 
measurements show a much more distinct feature in the voltage than is observed in the 
simulations. After snap-back, the substrate voltage depends on the position within the 
IC. Close to the input pad it can be as high as 1V and at the same time it is only 0.5 V in 
the neighbourhood of bondpad 4. Therefore, voltages accross the gate oxide of transistors 
within the IC vary, even if they are connected to the same input. It is expected that these 
effects become even more pronounced when faster transients are applied to the IC. Also, 
impedances within the IC should be modelled in more detail in order to determine which 
transistor in the IC experiences the largest voltage transient across its gate oxide and is 
therefore most prone to gate oxide damage. 
The almost constant voltage level, observed after the input transient has finished, is 
completely absent in the simulations. The reason for this discrepancy is not understood. 
Further disagreements in some of the details are not surprising, since we have made large 
simplifications in the impedance network formed by the IC and its interconnections. It is 
clear that more refinements are necessary to bring about a detailed agreement. 
From the foregoing discussion it is derived that the current is proportional to the differ- 
ence of the signals at node 2 and bondpad 4, this difference being displayed in fig. 5e and 
5f for respectively the measurement and the simulation. The agreement between mea- 
surement and simulation is quite satisfactory, be it that the simulations show a somewhat 
larger amplitude. The amplitude of the difference signal is determined by the product 
of current and resistance, both of which are determined by independent measurements. 
However, the resistance is determined by a DC measurement whereas the measurements 
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reveal frequency components well above 1 GHz, which could account for a small variation 
in the actual resistance between node 2 and bondpad 4. Alternatively, Sony of the current 
could flow through the substrate, also giving rise to a lower resistance. 
5 Conclusions 
There is a reasonable agreement between the measured and simulated response of an 
ESD protection to a transient with an amplitude, high enough to switch on the protec,- 
tion transistor, but low enough to prevent dalnage to the IC or the protection itself. The 
development of a simplified model is guided by a dual approach: simulations and measure- 
ments. It is this very twinning which provides the directions in which the model has to be 
improved. In this way, it was found that model improvements havr to be focused on the 
features occuring around snap-back. The importance of the impedances formed by the in- 
terconnections to and within the I(: is made clear and actual values for these impedances 
could be arrived at. Partly, these impedances determine the difference between HRM and 
CDM testing. An example is the difference in voltage transients appearing across the gate 
oxide of transistors in the IC. It is anticipated that the final model will help to improve 
our understanding of these differences more fully. 
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